

FIG. 1





FIG. 2

CDF Parameter	Value
Show output?	<input checked="" type="checkbox"/>
DC bypass Ladder	<input checked="" type="checkbox"/>
Model Complexity	Uncoupled YZ <input type="checkbox"/>
Distribution	Y Coupling on P node <input type="checkbox"/>
Paddle Node	gnd1 <input type="checkbox"/>
Set Frequencies	5.0e9 <input type="checkbox"/>
account for chip edges? ----	<input type="checkbox"/>
simulate line 00? -----	<input checked="" type="checkbox"/>
Line Type	Differential Line <input type="checkbox"/>
Metal Level	Met4 <input type="checkbox"/>
What's below	shallow trench <input type="checkbox"/>
Frequency	5.0e9 <input type="checkbox"/>
Width (um)	5.0 <input type="checkbox"/>
P Coordinate (um)	00.0, 0.0 <input type="checkbox"/>
M Coordinate (um)	00.0, 100.0 <input type="checkbox"/>
Get Coordinates from Current Layout	
Rs	1.974e-01 <input type="checkbox"/>
Inductance	7.039e-11 <input type="checkbox"/>
Qns	1.057e-14 <input type="checkbox"/>
Qrad	1.271e-14 <input type="checkbox"/>
Rpact	1.119e+03 <input type="checkbox"/>
simulate line 01? -----	<input checked="" type="checkbox"/>
Signal Line	

300

Fig 3

Fig. 4



Mar 13 1994-33 2003	InterSil Semiconductor
txd525_2stage_lp_icm_A28	
B	OF 8




FIG. 5